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Abstract. In this paper, the analysis and the slid-
ing mode control application for a shunt active filter
is presented. The active filter is based on a three-leg
split-capacitor voltage source inverter which is used to
compensate harmonics and unbalance in the phase cur-
rents, and therefore to cancel neutral current. The pro-
posed sliding mode control is formulated from the mul-
tivariable state model established in dq0 frames. The
selection of the sliding mode functions takes in account
simultaneously, the current tracking and the dc-bus reg-
ulation and balancing, without the need of outer loops
for the dc-bus control. A particular attention is given
to the sliding mode functions design in order to opti-
mize the convergence of the zero-sequence error and the
dc-bus voltage unbalance. The effectiveness of the pro-
posed control has been verified through computer simu-
lation where satisfactory results are obtained over dif-
ferent conditions.
Keywords
Dc-bus voltage control, four-wire shunt active
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1. Introduction
Three-phase four-wire active power filters are nowa-
days one of the most popular solutions for power qual-
ity conditioning in four-wire distribution power sys-
tems [1].
The purpose of using a four-wire active power filter
is to perform harmonic current suppression, reactive
power compensation. In addition, the active filter is
called to compensate load unbalance and to mitigate
harmonic current in the neutral wire [2], [3], [4], [5],
[6].
The implementation of such a filter usually uses a
four-leg full bridge voltage source inverter that pro-
vides neutral current through the fourth leg [1], [2],
or a three-leg split-capacitor voltage source inverter
providing the neutral current through the fourth wire
connected to midpoint of the dc-bus formed by two
cascade connected capacitors [4]. This implementation
can also be realized by three single-phase converters
[6]. In the present paper the split-capacitor configu-
ration is preferred especially for its reduced number of
semi-conductors, which is economically and technically
an advantage. However, for this configuration it is of-
ten difficult to compensate all zero-sequence currents,
and to cancel perfectly the dc-bus unbalance simultane-
ously. This is due to the fact that all the zero-sequence
compensated current flows through the dc-bus capaci-
tors causing rise to voltage unbalance between the ca-
pacitors in that bus [4], [7]. This phenomenon is accen-
tuated when compensated currents are highly distorted
and unbalanced.
The control strategy is important to enhance the per-
formances of the active filter. This control generally in-
cludes three steps: identification of the undesired com-
ponents from the load currents, dc-bus voltage control
and finally current tracking. A large number of control
strategies have been reported in the literature for these
different steps [8], [9], [10], [11], [12], [13]. However, for
current tracking the sliding mode control seems to be
the most appropriate because of the time varying na-
ture of the converters [14], [15], [16], [17]. The main
advantage of this kind of control resides in its very
fast response, especially during the transient regimes
even if the system state is so far to the desired surface.
Consequently, the system dynamic is very high during
the reaching phase. Furthermore, the simplicity and
the robustness of the sliding mode for uncertain sys-
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tems make it particularly attractive in despite of the
chattering phenomenon [18], [19]. The sliding mode
approach has proved its qualities for active filter appli-
cations in many contributions [20], [21], [22], [23], [24],
[25]; however, most of these works deal with three-wire
or four-wire four-leg active filters.
The dc-bus voltage control is of a crucial importance
because it directly affects the performance of the ac-
tive filter [26], [27], [28]. In case of the three-leg split-
capacitor based active filter, this control consists in
forcing the voltage source inverter to absorb additional
currents from the mains to achieve voltage regulation
and balancing in the dc-bus. Due to this effect the
quality of the source current will depend strongly on
the efficiency of the dc-bus control.
All along this paper, the attention is focused on
the current tracking and the dc-bus control. A slid-
ing mode control is proposed to control the three-leg
four-wire shunt active filter. To formulate the sliding
mode control, the space model of the active filter is de-
veloped in dq0 frames. The proposed approach in this
paper avoids the use of multiple separate loops usually
used to track the compensating currents and to regu-
late the dc-bus voltage. In fact, sliding mode functions
are proposed to control the multivariable system as a
whole including current tracking, dc-bus voltage regu-
lation and dc-bus balancing. Thus the convergence of
the state errors ensures all these objectives at the same
time. Some difficulties have been encountered to satisfy
simultaneously the zero-sequence tracking and dc-bus
unbalance; however, by favoring the current conver-
gence, this has been surmounted.
The layout of the paper is as follows: after this intro-
duction, a description of the active filter is presented
and a dynamic model is given. In section 3. , the
active filter control is globally described while the aim
contribution is presented in section 4. . The valida-
tion of the proposed control is carried out in section
5. through computer simulations under hard differ-
ent load conditions. Finally the paper is ended by a
conclusion.
2. Shunt Active Power Filter
Description and Modeling
The three-phase four-wire active filter connected to the
grid is shown in Fig. 1. The power circuit uses a three-
leg voltage source inverter (VSI) coupled via inductor
Lc which supposed to have a small internal resistance
rc. Two identical capacitors C are cascade connected
to form the dc-side of the active filter. The midpoint of
the dc-bus is connected to the neutral wire of the grid
to form the fourth wire. The losses in each capacitor
are represented by the resistance R. The nonlinear load
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Fig. 1: Four-wire three-leg split capacitor shunt active filter.
is a combination of three-phase and single-phase rec-
tifiers resulting in nonsinusoidal and unbalanced load
current iLabc. Therefore, a distorted current iLn flows
in the neutral wire.
The role of the active filter can be resumed in two
objectives: First, to inject in the point of common cou-
pling three-phase compensating currents icabc to cancel
harmonics from the three-phase currents in the source
side isabc and to maintain the dc-bus voltage regulated
at a predefined value. The second objectives is to in-
ject a compensating current icn from the midpoint of
the dc-bus to cancel the neutral source current isn, and
to minimize voltage unbalance between the two capac-
itors of the dc-bus.
The dynamic model of the shunt active filter of Fig. 1
in dq0 reference frames can be expressed by the follow-
ing differential equations:
Lc
dicd
dt
= vd − rcicd + Lcωicq − vdc
2
ud − ∆vdc
2
,
Lc
dicq
dt
= vq − rcicd − Lcωicd − vdc
2
uq − ∆vdc
2
,
Lc
dic0
dt
= v0 − rcic0 − vdc
2
u0 −
√
3
2
∆vdc,
C
dvdc
dt
= − 1
R
vdc + udicd + uqicq + u0ic0,
C
d∆vdc
dt
= − 1
R
∆vdc +
√
3ic0,
(1)
where icd, icq, ic0 denote the dq0-axis compensating
currents, vdc, the total dc-bus voltage, i.e vC1 + vC2
and ∆vdc, the dc bus voltage difference, i.e vC1 − vC2.
The dq0 voltages at the point of common coupling are
denoted by vd, vq and v0. ω represents the fundamental
pulsation of the mains voltage, and finally ud, uq, u0
denote the control variables of the system.
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3. SAPF Control
In order to compensate correctly the undesired com-
ponent, the references for active filter ac currents icd,
icq, and ic0 must be identified first. A large number
of contributions dealing with the computation of ref-
erence currents can be found in literature. The most
common way is the time-based extracting from the load
current, indirectly by using the pq-theory or directly by
using the synchronous method [13]. The last one seems
more adequate since the state model and the control
are designed in the dq0 frames. The principle of this
method consists in transforming the abc load currents
to dq0 load current at the fundamental frequency iLd,
iLq, and iL0, then except the continuous component
on the d axis i¯Lq, all the other components are to be
compensated, or in other words, to be injected in the
opposite phase. Thus, the current references in dq0
frames are i∗cd = −i˜Ld, i∗cq = −iLq, and i∗c0 = −iL0. In
addition to these currents, necessary to cancel the har-
monics and reactive power of the load, the active filter
absorbs an additional active current to compensate its
losses and to regulate dc-bus voltage vdc. This current
is usually determined by a PI controller in outer loop
which computes an additional active current added to
the reference current on the d axis. As particularity for
the split-capacitor active filter, the dc-bus balancing is
also necessary to ensure compensation objectives [4],
[8], [24], [26]. In fact, if the active filter is called to
compensate zero-sequence current, one must expect a
dc-bus unbalance as shown by the last subequation in
Eq. (1). This unbalance manifests as ripple which may
contain average component. Consequently, a dc-term
can be observed in the source currents, which increases
certainly the THDs of the compensated currents. How-
ever, the same equation shows that, if the unbalance
∆vdc is forced to zero, the compensating zero-sequence
current is also forced to zero, and then the neutral
source current cannot be canceled, which contradicts
the main objective. Thus, as conclusion, a compromise
is necessary in the control design, by authorizing an ac-
ceptable ripple and possibly a slight dc-offset in dc-bus,
all with compensating all the zero-sequence current.
4. Sliding Mode Control
For the formulation of the control design, the nonlinear
multi-input multi-output (MIMO) model in Eq. (1) is
rewritten as follows [15]:
x˙ = f(x) +G(x)u,
y = h(x),
(2)
where x = [icd icq ic0 vdc ∆vdc]T ∈ R5
represents the system state vector, u =
[ud uq u0]
T ∈ [−1, 1]3 is the system control
vector, y = [icd icq ic0]T ∈ R3 is the system
output vector. The function f(x) ∈ R5 is a smooth
vector usually addressed as the drift vector field,
and G(x) ∈ (R5 × R3) is called the input matrix,
whose columns represent also smooth vector fields.
Thereafter, the expressions of f(x) and G(x) are:
f(x) =

(2vd − 2rcicd + 2Lcωicq −∆vdc)/2Lc
(2vq − 2rcicq − 2Lcωicd −∆vdc)/2Lc
(2v0 − 2rcic0 −
√
3∆vdc)/2Lc
−vdc/CR
−(∆vdc −
√
3Ric0)/CR
 , (3)
G(x) =

−vdc/2Lc 0 0
0 −vdc/2Lc 0
0 0 −vdc/2Lc
icd/C icq/C ic0/C
0 0 0
 . (4)
To design the sliding mode control of the shunt active
filter, recalling that the objective of this control is to
track the reference currents on the axes dq0; i∗cd, i
∗
cq
and i∗c0, and to maintain the absolute voltage vdc across
the dc-bus constant in the steady state at its reference
value v∗dc, and finally to reduce as much as possible the
dc-bus voltage difference ∆vdc without affecting the
compensation of the zero-sequence current.
To accomplish the above mentioned objectives, we
design three sliding mode functions with proportional
actions as follows:
σ =
σdσq
σ0
 = K(x∗ − x), (5)
whereK =
k1 0 0 k2 00 k1 0 0 0
0 0 k1 0 k3
, k1, k2 and k3 are
postives gains, x∗ = [i∗cd i
∗
cq i
∗
c0 v
∗
dc ∆v
∗
dc]
T is the
reference vector.
The sliding mode function on the d-axis takes in ac-
count the i∗cd tracking, and the dc-bus voltage vdc regu-
lation. Notice that this regulation, represented by the
second term in σd is often done by forcing the active
filter to absorb or to inject an additional active current
from or into the mains. The sliding mode function σq
is to track the reference i∗cq, and finally, on 0-axis, the
sliding mode function will be used to track the reference
currents on that axis and to control the dc-bus voltage
difference ∆vdc. Reformulating the problem, the objec-
tive now is to force the function σ to zero, thanks to
the control actions u. In other words, to force the state
trajectory to evolve over the sliding surface S given by:
S = {x ∈ R5|σ = 0}, (6)
This objective is usually obtained by using a control
law of the form:
u = uˆ+ ueq, (7)
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where uˆ = −sign(σ) is a switching component that
pulls the trajectory towards the sliding surface, and
ueq is a smooth component that approximates a control
law where the net change of the sliding surface is zero,
then the last component is valid only on the sliding
surface S.
4.1. Equivalent Control
The existence of the sliding mode control is conditioned
by the existence of the sliding mode equivalent control.
Assume that after a certain time, through the control
actions, the state of the system reaches the surface de-
fined by σ = 0 and stays on it at any time. Thus,
the time derivative of the switching mode function σ˙
must be also zero, and then, the following invariance
condition is driven
σ˙ =
∂σ
∂xT
(x˙∗ − x˙) = 0, (8)
which can be written as:
∂σ
∂xT
(
x˙∗ − f(x)−G(x)u
)
= 0. (9)
If this condition stills verified after reaching the sliding
surface, then by solving Eq. (9) for u, a smooth control
law defined as the equivalent control can be imagined
and established as follows:
ueq = [LG(x)]
−1
(
Kx˙∗ − lf (x)
)
, (10)
where, LG(x) =
∂σ
∂xT
G(x) = KG(x), lf (x) =
∂σ
∂xT
f(x) = Kf(x). As stated above, this smooth
control is only defined when (σ, σ˙) = (0,0), then it is
valid only on the sliding surface, and can be seen as the
approximation of the control u where the net change
of the sliding surface around this one tends to zero.
To ensure the equivalent control existence, one must
ensure that the matrix LG(x) is invertible. This one is
given by:
LG(x) =
−k1vdc2Lc + k2icdC
k2icq
C
k2ic0
C
0 −k1vdc2Lc 0
0 0 −k1vdc2Lc
 . (11)
Thus, as condition for equivalent control existence, all
the diagonal entries must be non zero, then, one can
write:
− k1vdc
2Lc
+
k2icd
C
6= 0. (12)
Moreover, each entry in the equivalent control vector
must be bounded within [-1,1].
4.2. Sliding Mode Stability
To ensure sliding mode stability, the Lyapunov’s ap-
proach is often used [15], [30], [31]. In this way, let
suppose the following candidate function:
V (σ) =
1
2
σTσ. (13)
To ensure sliding mode stability the function V must
verify the following conditions:
V (σ) = 0 if σ = 0,
V (σ) > 0 if σ 6= 0,
V˙ (σ) < 0 if σ 6= 0,
V (σ)→∞ if |σ| → ∞.
(14)
The quantity V represents the distance of the state
x to the sliding surface S. This distance is precisely
zero over the surface, i.e when σ = 0 and positive
otherwise, i. e. when σ 6= 0. In addition, this distance
tends to infinity when |σ| tends to infinity. Thus, a
sufficient condition for the stability in the sliding mode
operation is that, when the distance V is not zero, it
must be decreased. In other words, when V (σ) > 0, its
time derivative must be negative, then one can write
the necessary condition for the sliding mode stability
as:
V˙ (σ) = σT σ˙ < 0. (15)
Substituting Eq. (9) in Eq. (15):
σT
∂σ
∂xT
(
x˙∗ − f(x)−G(x)u
)
< 0. (16)
In other form:
σT
(
Kx˙∗ − lf (x)−LG(x)(uˆ+ ueq)
)
< 0. (17)
Substituting Eq. (10) in Eq. (17) the following condi-
tion is driven
− σTLG(x)uˆ < 0, (18)
After development, this condition is written as:
σd
(
− k1vdc
2Lc
sgn(σd) +
k2icd
C
sgn(σd)+
+
k2icq
C
sgn(σq) +
k2ic0
C
sgn(σ0)
)
+
−σq k1vdc
2Lc
sgn(σq)− σ0 k1vdc
2Lc
sgn(σ0) < 0.
(19)
This can be rewritten more adequately as:
−σdsgn(σd)
(k1vdc
2Lc
− k2icd
C
− k2icq
C
sgn(σq)
sgn(σd)
+
−k2ic0
C
sgn(σ0)
sgn(σd)
)
+
−σqsgn(σq)
(k1vdc
2Lc
)
− σ0sgn(σ0)
(k1vdc
2Lc
)
< 0.
(20)
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Since σksgn(σk) and vdc are positive, the last condition
can be restricted to:
k1vdc
2Lc
− k2icd
C
− k2icq
C
sgn(σq)
sgn(σd)
− k2ic0
C
sgn(σ0)
sgn(σd)
> 0.
(21)
then
k1
k2
>
2Lc
C
icd + icq
sgn(σq)
sgn(σd)
+ ic0
sgn(σ0)
sgn(σd)
vdc
. (22)
Which can be always verified by choosing the gains k1
and k2 such that:
k1
k2
>
2Lc
C
|icd|+ |icq|+ |ic0|
vdc
. (23)
According to Eq. (19), we can see that V˙ (σ) < 0, which
implies the attractiveness of the sliding surface. More-
over, we can see that limσ→0V˙ (σ) = 0, and then the
surface is invariant.
When the sliding mode occurs, σ = 0, the track-
ing behavior of the system dynamics on the d-axis is
determined by the following equations:
i∗cd − icd = −
k2
k1
(v∗dc − vdc). (24)
Thus, the dc-bus voltage convergence is proportional
to the current convergence on the d-axis. However, it
is preferable to set k1 enough larger than k2 to ensure
fast convergence of the current. The condition Eq. (23)
shows that the sliding mode stability is independent of
the gain k3. Effectively, it has been observed through
simulation tests that this gain does not affect the sta-
bility. However, the zero-sequence current tracking and
the dc-bus unbalance are directly affected. To design
this gain, let us consider the following equation, valid
when the sliding mode occurs:
i∗c0 − ic0 =
k3
k1
∆vdc. (25)
Notice that it is assumed that ∆v∗dc = 0. In this equa-
tion the gain k1 is already fixed, thus, if k3 > k1, the
convergence of ∆vdc is faster than the convergence of
(i∗c0 − ic0). This will result in very small dc-bus unbal-
ance (∆vdc → 0), but it is not the case for (i∗c0 − ic0).
If k3 << k1, the convergence of (i∗c0 − ic0) is faster,
and will result in perfect zero-sequence current tracking
(is0 → 0), but a significant ripple and dc-offset remains
in ∆vdc. Thus a possible strategy to design the gain
k3 consists in allowing an admissible dc-bus unbalance
(∆vdc)adm (for example 5% of vdc), and a small current
error (ε0)adm = i∗c0 − ic0, and then in ensuring conver-
gence of Eq. (25) to the point ((ε0)adm, (∆vdc)adm).
Thus the gain k3 can be chosen as follows:
k3 =
|ε0|adm
|∆vdc|adm k1. (26)
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Fig. 2: Control block diagram of the shunt active filter.
Fig. 3: dc-bus voltage; total voltage vdc (zoom), and voltage
unbalance ∆vdc (zoom) (α = 0◦).
It is clear that the zero-sequence tracking error is nec-
essary to design k3. Equation (26) shows also that
naturally k3 < k1, then zero-sequence error converges
faster than dc-bus unbalance.
5. Results and Discussion
The effectiveness of the proposed control has been ver-
ified through computer simulations. The system pa-
rameters are given in the appendix. The load is con-
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Fig. 4: From the top to the bottom; three-phase load current, three-phase compensating current, three-phase source current,
neutral load current and finally, neutral source current (α = 0◦).
stituted in a three-phase thyristor rectifier and single
phase diode rectifiers, resulting in nonsinusoidal and
unbalanced currents. The system control diagram is
represented in Fig. 2. Two simulation tests are carried
out; In the first test, the firing angle α of the thyristor
rectifier is set to zero. For the second test this angle is
set to 45◦, increasing therfore the THDs of the drawn
currents. For the both tests, two load changes are vol-
untarily created at 0.1 and 0.2 s to verify the tracking
performances.
5.1. Simulation Results (α = 0◦)
The dc-bus total voltage and unbalance are shown in
Fig. 3. First, one can observe a very fast dynamic re-
sponse during the transient state. When the load cur-
rent increases suddenly, the dc-bus voltage decreases,
and when the load current decreases this voltage in-
creases. However, in both cases this voltage variation
does not exceed 4 % of vdc. Moreover, it reaches the
reference value in very short time (about one cycle).
During the steady state a slight ripple (about 5 V) en-
dures in vdc, but the average value stays constant and
equal to the reference value. The dc-bus unbalance
∆vdc is also, satisfactory. Although, during a transient
period, the average value of this unbalance is not zero,
its magnitude is insignificant (about 20 V). Moreover,
this dc-term goes gradually to zero, and only a small
ripple (less than 3 % of vdc) remains after about 0.12
sec.
Load, active filter and source currents are shown in
Fig. 4. The load currents are nonsinusoidal and unbal-
anced resulting in neutral current. It can be seen that
the proposed control is able to force the compensating
current to track their references, during steady state
and when the load changes. Thus, the objective of si-
nusoidal phase currents and canceled neutral one at the
source side is ensured for different states of the load. In
fact, in all cases the resulting THDs are less than 1.5 %,
Tab. 1: Summarized simulation results obtained for α = 0◦.
Time 0 < t < 0.1 sec 0.1 < t < 0.2 sec 0.2 < t < 0.3 sec
phase a b c N a b c N a b c N
RMS (A) Load 19.95 20.53 32.03 11.19 66.31 68.90 102.4 32.79 20.06 43.27 31.91 18.63Source 23.89 24.18 24.00 00.30 75.96 76.94 76.05 00.62 31.82 31.95 31.37 00.35
THD (%) Load 27.64 26.47 16.16 05.03 23.41 23.34 13.87 12.29 27.58 12.21 16.27 05.72Source 01.14 01.07 01.10 30! 01.16 01.24 01.11 05.50 01.49 01.48 01.53 03.39
Neq-seq Load 17.12 15.63 23.01
(%) Source 01.08 01.02 01.55
Zer-seq Load 15.51 13.79 19.58
(%) Source 00.35 00.23 00.40
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Fig. 5: From the top to the bottom; a-phase load current and voltage (50% of va), a-phase compensating current, a-phase source
current and voltage (50% of va) (α = 0◦).
Fig. 6: Current spectrums; from top to bottom, phases a, b and c. From left to right; before load change, after the first load
change, and finally after the second load change (α = 0◦).
and the RMS value is almost the same for each phase.
For more details, the THD, the RMS values are sum-
marized in Tab. 1, as well as the negative-sequence and
the zero-sequence rates for different load conditions.
The negative and zero-sequence rates are insignificant
in the source currents; therefore, these currents are well
balanced. Furthermore, in Fig. 5, the a-phase current
and voltage are represented, to show that the source
current is also in phase to the corresponding voltage.
Figure 6 shows current spectrums for different load
changes. These spectrums show that the whole unde-
sired harmonics are well canceled. However, during the
period [0, 0.1 s], one can observe that a slight dc-term
(harmonic 0) appears. This is due to the fact that
during this period the dc-bus unbalance has non-zero
average value. Notice also that due the dc-bus ripple,
the third harmonic seems to be remaining, but with
small value (about 1.5 %).
5.2. Simulation Results (α = 45◦)
During this test, the firing angle is voluntarily in-
creased to observe the effectiveness of the control under
hard polluted load currents. The different results are
shown in Fig. 7, Fig. 8, Fig. 9 and Fig. 10. Naturally,
the load currents are now more distorted, resulting in
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Fig. 7: dc-bus voltage; total voltage vdc (zoom), and voltage unbalance ∆vdc (zoom) (α = 45◦).
Fig. 8: From the top to the bottom; three-phase load current, three-phase compensating current, three-phase source current,
neutral load current and finally, neutral source current (α = 45◦).
increased THDs; however, one can observe that almost
the same performances are conserved as in the first
test. The dc-bus voltage control conserves the same
dynamic reponse during transient regime and against
load change. It should be noticed that the dc-bus
unbalance is relatively more significant during the tran-
sient regime, but remains acceptable (about 40 V) and
it tends gradually to zero. For the phase and neutral
currents, satisfactory results are also observed as shown
in Fig. 8. All the THDs are less then 3.5 %, which
agrees with the IEEE 519 standards. The currents
spectrums in Fig. 10 show that the whole harmonics
are canceled, and the dc-term appearing for t < 0.1 s
remains acceptable. The detailled results for this test
are recapitulated in Tab. 2.
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Tab. 2: Summarized simulation results obtained for α = 45◦.
Time 0 < t < 0.1 sec 0.1 < t < 0.2 sec 0.2 < t < 0.3 sec
phase a b c N a b c N a b c N
RMS (A) Load 14.36 14.50 24.90 11.06 48.47 49.56 78.38 31.04 14.51 34.94 24.94 24.86Source 14.40 14.67 14.48 00.32 45.17 45.48 44.93 01.02 22.54 22.64 22.00 00.35
THD (%) Load 37.10 37.79 19.95 06.55 31.93 33.09 18.35 21.81 36.80 15.15 20.33 06.13Source 02.21 02.09 02.17 33.6! 03.45 03.09 01.86 181 02.53 02.36 02.36 32.2
Neq-seq Load 22.87 19.60 29.83
(%) Source 01.73 01.59 02.21
Zer-seq Load 20.88 17.49 25.27
(%) Source 00.63 00.70 00.47
Fig. 9: From the top to the bottom; a-phase load current and voltage (50% of va), a-phase compensating current, a-phase source
current and voltage (50% of va) (α = 45◦).
Fig. 10: Current spectrums; from top to bottom, phases a, b and c. From left to right; before load change, after the first load
change, and finally after the second load change (α = 45◦).
6. Conclusion
The work presented in this paper proposes a sliding
mode control for a three-leg voltage source inverter
based four-wire active filter. The difficulties of the
dc-bus voltage control in a split-capacitor active filter
have been analyzed. The developed sliding mode con-
trol was aimed to be able to track compensating cur-
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rent reference, and to regulate the dc-bus voltage and
unbalance simultaneously. All this without using any
control loop for the dc-bus voltage. The performances
of the proposed control have been studied under vari-
ous conditions. The obtained results have shown very
satisfactory performances to track the compensating
reference currents and to reduce THDs of the source
currents, and therefore to ensure a sinusoidal balanced
current and a zero neutral current, even under hard
polluted nonlinear currents. It is also shown that the
controller is able to ensure very high dc-bus voltage dy-
namic in the transient state, and against load change.
During the steady state, excellent dc-bus voltage reg-
ulation has also been observed. Furthermore, the pro-
posed control was able to make a compromise between
the zero-sequence current tracking and dc-bus voltage
unbalance compensation.
Appendix
Tab. 3: Simulated system parameters.
AC source Vrms = 230 V, f=50 Hz
rs = 1 mΩ, Ls=20 µH
Active Filter
Lc=1 mH, rc = 0.5 mΩ
C = 5 mF, R=2 kΩ
v∗dc = 1000 V
SM gains k1 = 2.1, k2 = 0.85, k3 = 0.02
PWM frequency 12.5 kHz
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